MEMORY CMOS 256 K × 16 BITS HYPER PAGE MODE DYNAMIC RAM

MB81V4265S-60/-70/-60L/-70L

CMOS 262,144 \times 16 BITS Hyper Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB81V4265S is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB81V4265S features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to 512×16 -bits of data within the same row than the fast page mode. The MB81V4265S-60/-70/-60L/-70L DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB81V4265S is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

PRODUCT LINE & FEATURES

	Paramete			MB81	/4265S		
	Faramet	51	-60	-60L	-70	-70L	
RAS Access T	īme		60 ns	max.	70 ns	max.	
CAS Access T	īme		20 ns	max.	20 ns	max.	
Address Acce	ss Time		30 ns	max.	35 ns max.		
Random Cycle	e Time		104 n	s min.	119 ns min.		
Hyper Page M	r Page Mode Cycle Time			s min.	30 ns	s min.	
	Operating C	Current	378 m'	N max.	335 m\	N max.	
Low Power Dissipation	Standby	LVTTL Level	7.2 mW	3.6 mW	7.2 mW	3.6 mW	
Dissipation	Current	CMOS Level	3.6 mW	540 μW	3.6 mW	540 μW	

- 262,144 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 512 refresh cycles every 8.2 ms
- + 9 rows \times 9 columns, addressing scheme
- Self refresh function


- Standard and low power versions
- Early Write or OE controlled Write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	–0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Storage Temperature	Тѕтс	-55 to +125	°C
Temperature under Bias	TBIAS	0 to +70	٥C


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

PACKAGE



Package and Ordering Information

- 40-pin plastic (400 mil) SOJ, order as MB81V4265S-xxPJ and MB81V4265S-xxLPJ (Low Power)
- 44-pin plastic (400 mil) TSOP (II) with normal bend leads, order as MB81V4265S-xxPFTN and MB81V4265S-xxLPFTN (Low Power)



CAPACITANCE


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to Aa	CIN1	—	5	pF
Input Capacitance, RAS, ICAS, UCAS, WE, OE	CIN2	_	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	—	7	pF

PIN ASSIGNMENTS AND DESCRIPTIONS

40-Pin SOJ (TOP VIEW) <lcc-40p-m01></lcc-40p-m01>											
	<u>الم</u>		2								
Vcc 🗖	1 1	40	🗖 Vss								
DQ1 C	2	39	DQ16								
DQ2		38	DQ15								
DQ3 E	4	37									
DQ4	5	36									
Vcc 🛛	6	35	P Vss								
DQ₅ E	7	34									
	8	33									
DQ7 C	9	32									
DQ8 🛛	10	31	DQ9								
N.C. 🛛	11	30	D N.C.								
N.C. 🛛	12	29									
WEL	13	28									
RAS	14	27									
N.C. 🗖	15	26	🗖 A8								
Ao 🗖	16	25	🗖 A7								
A1 C	17	24	🗖 A6								
A2 🗖	18	23	□ A₅								
Аз 🗖	19	22	🗖 🗛								
Vcc E	20	21	🗖 Vss								

Designator	Function
A ₀ to A ₈	Address inputs row : A₀ to A₀ column : A₀ to A₀ refresh : A₀ to A₀
RAS	Row address strobe
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/ Output
Vcc	+3.3 volt power supply
Vss	Circuit ground
N.C.	No connection



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
	I	Vss	0	0	0	v	0°C to +70°C
Input High Voltage, all inputs	*1	Vін	-2.0		Vcc+0.3	V	
Input Low Voltage, all inputs*	*1	Vil	-0.3		0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits (A_0 to A_8) are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A_0 -through- A_8 and latched with the row address strobe (RAS) then, nine column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are of the flow-through type; thus, address information appearing after tran (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways : an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS} / \overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ₁ to DQ₈ is strobed by \overline{LCAS} and DQ₉ to DQ₁₆ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS} / \overline{UCAS}$. In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS} / \overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.
- tcac : from the falling edge of $\overline{\text{LCAS}}$ (for DQ₁ to DQ₈) $\overline{\text{UCAS}}$ (for DQ₉ to DQ₁₆) when t_{RCD} is greater than t_{RCD} (max).
- taa : from column address input when tRAD is greater than tRAD (max), and tRCD (max) is satisfied.
- to EA : from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.
- t_{OEZ} : from \overline{OE} inactive.
- toff : from CAS inactive while RAS inactive.
- torr : from \overline{RAS} inactive while \overline{CAS} inactive.
- twez : from \overline{WE} active while \overline{CAS} inactive.

The data goes a high-impedance state after either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 512×16 -bits can be accessed and, when multiple MB81V4265Ss are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

MB81V4265S-60/-70/-60L/-70L

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

					Value		
Parameter Notes	i	Symbol	Condition	Min.	M	ax.	Unit
				IVIII I.	Std Power	Low Power	
Output High Voltage *1		Vон	Іон = -2.0 mA	2.4	_	—	v
Output Low Voltage *1		Vol	lo∟ = 2.0 mA	_	0.4	0.4	V
Input Leakage Current (An	y Input)	lı(L)	$\begin{array}{l} 0 \; V \leq V_{\text{IN}} \leq 3.6 \; \text{V}; \\ 3.0 \; \text{V} \leq V_{\text{CC}} \leq 3.6 \; \text{V}; \\ \text{Vss} = 0 \; \text{V}; \; \text{All other pins} \\ \text{not under test} = 0 \; \text{V} \end{array}$	-10 10 10		10	μΑ
Output Leakage Current			$0 \text{ V} \le V_{\text{OUT}} \le 3.6 \text{ V};$ Data out disabled	-10	10	10	
Operating Current (Average Power *2	MB81V4265S -60/60L		RAS, LCAS & UCAS cycling;		105	105	m۸
Supply Current)	MB81V4265S -70/70L		t _{RC} = min		93	93	mA
Standby Current	LVTTL Level	Icc2	$\overline{RAS} = \overline{LCAS} = \overline{UCAS} = V_{IH}$		2.0	1.0	mA
(Power Supply Current)	CMOS Level		$\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge \\ V_{cc} - 0.2 V$	_	1000	150	μA
Refresh Current #1 (Average Power *2	MB81V4265S -60/60L	Іссз	LCAS = UCAS = V⊮, RAS cycling;		105	105	mA
Supply Current)	MB81V4265S -70/70L		$t_{RC} = min$	_	93	93	
Hyper Page Mode	MB81V4265S -60/60L	Icc4	RAS = V⊩, LCAS / UCAS cycling;		105	105	mA
Current	MB81V4265S -70/70L	1004	thec = min		93	93	
Refresh Current #2 (Average Power *2	MB81V4265S -60/60L	- Icc5	RAS cycling; CAS-before-RAS;		105	105	mΔ
Supply Current)	MB81V4265S -70/70L	1005	$t_{\rm RC} = \min$		93	93	mA
Refresh Current #3	MB81V4265S -60/60L	laas	RAS cycling; CAS-before-RAS;	_		250	
(Average Power Supply Current)	MB81V4265S -70/70L	- Icce	$\begin{array}{l} t_{\text{RC}} = 125 \; \mu\text{s}, \; t_{\text{RAS}} = min \\ to \; 1 \; \mu\text{s}, \; V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \; V \end{array}$	_	_	250	μA
Refresh Current #4 (Average Power Supply Current)	MB81V4265S -60/60L MB81V4265S	- Іссэ	RAS = VIL, CAS = VIL Self refresh; tRASS = min	_	1000	250	μΑ

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Ne	Poromotor	Notaa	Symbol	MB81V42	MB81V4265S-60/60L MB81V4265S-7			
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
4	Time Detween Defrech	Std Power	t	_	8.2		8.2	
1	Time Between Refresh	Low Power	t REF	_	64		64	ms
2	Random Read/Write Cycle Time)	t RC	104	_	119	_	ns
3	Read-Modify-Write Cycle Time		t rwc	138	_	158	_	ns
4	Access Time from RAS	*6,9	t rac		60		70	ns
5	Access Time from CAS	*7,9	t CAC	_	20		20	ns
6	Column Address Access Time	*8,9	t aa	_	30		35	ns
7	Output Hold Time		tон	5	_	5	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay Tin	ne	ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*10	toff	_	15		15	ns
11	Output Buffer Turn Off Delay Time from RAS		t ofr		15		15	ns
12	Output Buffer Turn Off Delay Time from WE		t wez	_	15		15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40	_	45	_	ns
15	RAS Pulse Width		t ras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	20		20		ns
17	CAS to RAS Precharge Time	*21	t CRP	0		0		ns
18	RAS to CAS Delay Time	*11,12, 22	t RCD	14	40	14	50	ns
19	CAS Pulse Width		t CAS	10		10	—	ns
20	CAS Hold Time		t csн	40		50	—	ns
21	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	—	ns
22	Row Address Set Up Time		t asr	0	_	0	—	ns
23	Row Address Hold Time		t RAH	10	_	10	_	ns
24	Column Address Set Up Time		t ASC	0	_	0	_	ns
25	Column Address Hold Time		t CAH	10	_	10	_	ns
26	RAS to Column Address Delay Time	*13	t RAD	12	30	12	35	ns
27	Column Address to RAS Lead T	ïme	t ral	30	_	35	_	ns
28	Column Address to CAS Lead T	ïme	t CAL	23	_	28	_	ns
29	Read Command and Set Up Tin	ne	t RCS	0	_	0	—	ns
30	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns

(Continued)

MB81V4265S-60/-70/-60L/-70L

NI -	Demonster		0	MB81V42	65S-60/60L	MB81V42	11:4	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
31	Read Command Hold Time Referenced to CAS	*14	tксн	0	_	0	_	ns
32	Write Command Set Up Time	*15	twcs	0		0	_	ns
33	Write Command Hold Time		twcн	10	_	10	—	ns
34	WE Pulse Width		twp	10		10	_	ns
35	Write Command to RAS Lead		trwL	15	_	20	_	ns
36	Write Command to CAS Lead Time		t cwL	10		10	_	ns
37	DIN Set Up Time		tos	0	_	0	_	ns
38	DIN Hold Time		tон	10	_	10	_	ns
39	RAS to WE Delay Time		t rwd	77	_	87	_	ns
40	CAS to WE Delay Time		t cwD	37	_	37	_	ns
41	Column Address to WE Delay Time		tawd	47		52	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	10	_	10	_	ns
43	\overline{CAS} Set Up Time for \overline{CAS} -before- RAS Refresh		t CSR	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	3	t CHR	10	_	10	_	ns
45	Access Time from OE	*9	t OEA	_	20	_	20	ns
46	Output Buffer Turn Off Delay from OE	*10	toez		15	_	15	ns
47	OE to RAS Lead Time for Valid Data	a	toel	10	_	10	_	ns
48	OE to CAS Lead Time		t co∟	5	_	5	_	ns
49	OE Hold Time Referenced to WE	*16	tоен	0	_	0	_	ns
50	OE to Data in Delay Time		toed	15	_	15	_	ns
51	DIN to CAS Delay Time	*17	t dzc	0	_	0	_	ns
52	DIN to OE Delay Time	*17	t dzo	0	_	0	_	ns
53	CAS to Data in Delay Time		tcdd	15	_	15	_	ns
54	RAS to Data in Delay Time		t RDD	15	_	15	_	ns
55	Column Address Hold Time from RAS		t ar	26	_	26	_	ns
56	Write Command Hold Time from RAS		twcr	24	_	24	_	ns
57	DIN Hold Time Referenced to RAS		t dhr	24	_	24	_	ns
58	OE Precharge Time		t oep	10	_	10	_	ns
59	\overline{OE} Hold Time Referenced to \overline{CAS}		toecн	10	_	10	_	ns
60	WE Precharge Time		t wpz	10		10	_	ns

(Continued)

(Continued)


	Deveneter Notes	Cumb ol	MB81V42	65S-60/60L	MB81V42	Unit	
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
61	WE to Data in Delay Time	twed	15	—	15	—	ns
62	Hyper Page Mode RAS Pulse Width	t RASP	60	200000	70	200000	ns
63	Hyper Page Mode Read/Write Cycle Time	t HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time	t HPRWC	66	_	71	_	ns
65	Access Time from CAS *9,18 Precharge	t CPA	_	35		40	ns
66	Hyper Page Mode CAS Pulse Width	t _{CP}	10	—	10	—	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	tкнср	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	t CPWD	52	_	57	_	ns

- Notes: *1. Referenced to V_{SS} . To all V_{CC} (V_{SS}) pins, the same supply voltage should be applied.
 - *2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$, $V_{IL} > -0.3$ V. Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$, $\overline{L$

Icc4 is specified at one time of address change during one Page cycle.

- *3. An initial pause (RAS = CAS =V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min) and V_{IL} (max) for measuring timing of input signals. Also, the transition time(t_T) is measured between V_{IH} (min) and V_{IL} (max). The output reference levels are V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- *6. Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa$ tcac $t\tau$, access time is tcac.
- *8. If trad \geq trad (max) and tasc \leq taa- tcac tt, access time is taa.
- *9. Measured with a load equivalent to one TTL load and 50 pF (60 ns version). Measured with a load equivalent to one TTL and 100 pF (70 ns version).
- *10. toff and toez are specified that output buffer change to high-impedance state.
- *11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *12. trcd (min) = trah (min)+ 2 tr + tasc (min).
- *13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- *20. The last CAS rising edge.
- *21. The first \overline{CAS} falling edge.




FUNCTIONAL TRUTH TABLE

Operation		Clock Input					Address Input		Input/Output Data				
Mode	RAS	LCAS	UCAS	WE	ŌE	Row	Column	DQ ₁ 1	DQ ₁ to DQ ₈		o DQ ₁₆	Refresh	Note
	KAS	LUAS	UCAS	VVE	UE	ROW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	—	High-Z	—	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs \geq twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	н	н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	х	х	_	_	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr(min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept.

X : "H" or "L"

* : It is impossible in Hyper Page Mode.

MB81V4265S-60/-70/-60L/-70L




To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. DQ₈ to DQ₁₆ pins is valid when \overline{RAS} and \overline{CAS} are High or until \overline{OE} goes High. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{LCAS}/\overline{UCAS}(t_{CAC})$, $\overline{OE}(t_{OEA})$ or column addresses (taa) under the following conditions:


If trcd > trcd (max), access time = tcac.


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .

If \overline{OE} is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.







To Top / Lineup / Index MB81V4265S-60/-70/-60L/-70L



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.


"H" or "L"



DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.


This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the latest in occurring.



The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.


This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toEA, whichever one is the latest in occurring.

MB81V4265S-60/-70/-60L/-70L





The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.

This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the latest in occurring.





To Top / Lineup / Index






To Top / Lineup / Index MB81V4265S-60/-70/-60L/-70L







Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. After a CAS-before-RAS refresh cycle, if LCAS or UCAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:


Row Address: Bits A₀ through A₈ are defined by the on-chip refresh counter.

Column Address: Bits A_0 through A_8 are defined by latching levels on A_0 to A_8 at the second falling edge of LCAS or UCAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Normalize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; after reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

No.	Parameter	Symbol	MB81V4265S-60/60L		MB81V4265S-70/70L		Unit		
			Min.	Max.	Min.	Max.	Onic		
90	Access Time from \overline{CAS}	t FCAC		55		55	μs		
91	Column Address Hold Time	t FCAH	30	_	30	_	ns		
92	\overline{CAS} to \overline{WE} Delay Time	t FCWD	80	_	80	_	ns		
93	CAS Pulse Width	t FCAS	55	_	55	_	μs		
94	RAS Hold Time	t FRSH	55		55		ns		
95	CAS Hold Time	t FCSH	85		85		ns		
Note: Assumes that CAS-before-RAS refresh counter test cycle only.									



(At recommended operating conditions unless otherwise noted.)

Note: Assumes Self Refresh cycle only.

No.	Parameter	Symbol	MB81V4265S-60/60L		MB81V4265S-70/70L		Unit
			Min.	Max.	Min.	Max.	Unit
74	RAS Pulse Width	t RASS	100	_	100	—	μs
75	RAS Precharge Time	t RPS	104	_	119		ns
76	CAS Hold Time	tснs	-50		-50		ns

DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of trass (more than 100 μs), the device can enter the Self Refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from Self Refresh cycle is performed by toggling RAS and CAS to "H" with specified tcHs min. In this time, RAS must be kept "H" with specified tRPs min.

Using Self Refresh mode, data can be retained without external CAS signal during system is in standby.


Restriction for Self Refresh operation;

For Self Refresh operation, the notice below must be considered.


- 1) In the case that distributed CBR refresh are operated between read/write cycles
- Self Refresh cycles can be executed without special rule if 512 cycles of distributed CBR refresh are executed within tREF max.
- 2) In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 512 times of burst CBR refresh or 512 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.



■ PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.